收藏本站
3.3V Single-Piece 16Mb Nonvolatile SRAM
with Clock
DATA RETENTION
(T A = +25 ° C.)
PARAMETER
Expected Data-Retention Time
(Per Charge)
SYMBOL
t DR
(Notes 7, 8)
CONDITIONS
MIN
2
TYP
3
MAX
UNITS
years
AC TEST CONDITIONS
Input Pulse Levels:
Input Pulse Rise and Fall Times:
Input and Output Timing Reference Level:
Output Load:
V IL = 0.0V, V IH = 2.7V
5ns
1.5V
1 TTL Gate + C L (100pF) including scope and jig
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Note 10:
Note 11:
Note 12:
Note 13:
IRQ /FT and RST are open-drain outputs and cannot source current. External pullup resistors should be connected to these
pins to realize a logic-high level.
These parameters are sampled with a 5pF load and are not 100% tested.
t WP is specified as the logical AND of CE with WE for SRAM writes, or CS with WE for RTC writes. t WP is measured from
the latter of the two related edges going low to the earlier of the two related edges going high.
t WR1 and t DH1 are measured from WE going high.
t WR2 and t DH2 are measured from CE going high for SRAM writes or CS going high for RTC writes.
t DS is measured from the earlier of CE or WE going high for SRAM writes, or from the earlier of CS or WE going high for
RTC writes.
In a power-down condition, the voltage on any pin may not exceed the voltage on V CC .
The expected t DR is defined as accumulative time in the absence of V CC starting from the time power is first applied by the
user. Minimum expected data-retention time is based upon a maximum of two +230 ° C convection reflow exposures, fol-
lowed by a fully charged cell. Full charge occurs with the initial application of V CC for a minimum of 96 hours. This parame-
ter is assured by component selection, process control, and design. It is not measured directly during production testing.
WE is high for any read cycle.
OE = V IH or V IL . If OE = V IH during write cycle, the output buffers remain in a high-impedance state.
If the CE or CS low transition occurs simultaneously with or latter than the WE low transition, the output buffers remain in a
high-impedance state during this period.
If the CE or CS high transition occurs prior to or simultaneously with the WE high transition, the output buffers remain in a
high-impedance state during this period.
If WE is low or the WE low transition occurs prior to or simultaneously with the related CE or CS low transition, the output
buffers remain in a high-impedance state during this period.
4
_____________________________________________________________________
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DS321X KIT X-WIDE DESIGN STRIP VERT
DS323X KIT X-WIDE DESIGN STRIP VERT
DS87001-E52 ADAPTER MCU 52-TQFP TO 40-DIP
DS89C450-K00 EVAL KIT FOR DS89C450
DSP56311EVM KIT EVALUATION FOR DSP56311
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
相关代理商/技术参数
DS-308 制造商:未知厂家 制造商全称:未知厂家 功能描述:Three-Way Power Dividers 1300 MHz
DS-308 N 制造商:M/A-COM Technology Solutions 功能描述:THREE-WAY PWR DIVIDER 10PIN FP-3 - Bulk
DS308BNC 制造商:未知厂家 制造商全称:未知厂家 功能描述:Industrial Control IC
DS-308BNC 制造商:MA-COM 制造商全称:M/A-COM Technology Solutions, Inc. 功能描述:Three-Way Power Dividers 1 - 300 MHz
DS-308-BNC 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel
DS308N 制造商:未知厂家 制造商全称:未知厂家 功能描述:Industrial Control IC
DS-308N 制造商:MA-COM 制造商全称:M/A-COM Technology Solutions, Inc. 功能描述:Three-Way Power Divider, 1 - 300 MHz
DS-308-N 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel